



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/823,713	04/14/2004	Jac-Bon Koo	61610123US	5231

58027 7590 05/17/2007
H.C. PARK & ASSOCIATES, PLC
8500 LEESBURG PIKE
SUITE 7500
VIENNA, VA 22182

EXAMINER

SEFER, AHMED N

ART UNIT	PAPER NUMBER
----------	--------------

2826

MAIL DATE	DELIVERY MODE
-----------	---------------

05/17/2007

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

54

Office Action Summary	Application No. 10/823,713	Applicant(s) KOO ET AL.	
	Examiner A. Sefer	Art Unit 2826	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 22 February 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-5 and 7-33 is/are pending in the application.
- 4a) Of the above claim(s) 5, 7-10 and 13-33 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-4, 11 and 12 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date <u>2/22/07</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 2/22/07 has been entered.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1 and 2 rejected under 35 U.S.C. 103(a) as being unpatentable over Yamazaki et al. ("Yamazaki") USPN 6,506,635 in view of Shibata et al. ("Shibata") US PG-Pub 2005/0247940.

Yamazaki discloses (figs. 1-4 and col. 9, lines 56-65) a flat panel display, comprising: a pixel array portion 102 having a plurality of pixels arranged thereon; and a driving circuit portion 103 for driving the plurality of pixels of the pixel array portion, wherein a thin film transistor in the pixel array portion comprising a plurality of channel regions 212 corresponding to multiple gates 206e and having a different resistance value than a thin film transistor in the driving circuit portion -- **note that regions 217 and 209 of the driving circuit are made of crystalline silicon while regions 212 of the pixel region are made of amorphous silicon having a lower field**

Art Unit: 2826

effect mobility than regions 217 and 209 indicating different resistance values, but does not specifically disclose an offset region.

Shibata discloses in figs. 1-7 a flat panel display, comprising: a pixel array portion having a plurality of pixels arranged thereon; and a driving circuit portion for driving the plurality of pixels of the pixel array portion, and a plurality of channel regions comprising a first channel region 101 and a second channel region 102, the thin film transistor in the pixel array portion further comprises a first source/drain region 103, a second source/drain region 105, and an offset region 104, and the offset region directly contacts the first channel region and the second channel region.

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate an offset region directly contacting a first channel region and second channel region. The motivation would have been to yield a device with an increased on current as taught by Shibata (abstract and par. 159).

Regarding claim 2, Yamazaki discloses in figs. 1-4 and 10-13 the pixel array portion and the driving circuit portion each having a plurality of thin film transistors and where at least one thin film transistor of the plurality of thin film transistors in the pixel array portion has a resistance value higher than any of the plurality of thin film transistors in the driving circuit portion -- note that regions 217 and 209 of the driving circuit are made of crystalline silicon while **regions 212 of the pixel region are made of amorphous silicon** having a lower field effect mobility than regions 217 and 209 which **would mean a higher resistance value**.

4. Claims 3 and 4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamazaki in view of Shibata.

Yamazaki discloses (figs. 1-4 and col. 9, lines 56-65) a flat panel display, comprising: a pixel array portion 102 having a plurality of pixels arranged thereon; and a driving circuit portion 103 for driving the plurality pixels of the pixel array portion, wherein a thin film transistor in the pixel array portion comprising a plurality of channel regions 212 corresponding to multiple gates 206e and having a different resistance value in its gate region (channel region 212 under the gate) than a thin film transistor in the driving circuit portion -- **note that regions 217 and 209 of the driving circuit are made of crystalline silicon while regions 212 of the pixel region are made of amorphous silicon having a lower field effect mobility than regions 217 and 209 indicating different resistance values**, but does not specifically disclose an offset region.

Shibata discloses in figs. 1-7 a flat panel display, comprising: a pixel array portion having a plurality of pixels arranged thereon; and a driving circuit portion for driving the plurality of pixels of the pixel array portion, and a plurality of channel regions comprising a first channel region 101 and a second channel region 102, the thin film transistor in the pixel array portion further comprises a first source/drain region 103, a second source/drain region 105, and an offset region 104, and the offset region directly contacts the first channel region and the second channel region.

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate an offset region directly contacting a first channel region and second channel region. The motivation would have been to yield a device with an increased on current as taught by Shibata (abstract and par. 159).

Art Unit: 2826

Regarding claim 4, Shibata discloses in figs. 1-7 the offset region 104 being positioned directly between the first region and the second channel region, the offset region having a higher resistance than the thin film transistor in the driving circuit portion.

5. Claims 11 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamazaki in view of Shibata.

Yamazaki discloses (figs. 1-4 and 7-13 and col. 9, lines 56-65) a flat panel display, comprising: a pixel array portion 102/1001 (figs. 1 and 11) having a plurality of pixels arranged thereon; and a gate driving circuit portion 103/1002 and a data driving circuit portion 103/1003 for driving the plurality of pixels of the pixel array portion, wherein at least one thin film transistor in the pixel array portion comprising a plurality of channel regions 212 corresponding to multiple gates 206e and having a different resistance value from at least one thin film transistor of plurality of thin film transistors in the gate driving circuit portion and data driving circuit portion -- **note that regions 217 and 209 of the driving circuit are made of crystalline silicon while regions 212 of the pixel region are made of amorphous silicon having a lower field effect mobility than regions 217 and 209 indicating different resistance values, but does not specifically disclose an offset region.**

Shibata discloses in figs. 1-7 a flat panel display, comprising: a pixel array portion having a plurality of pixels arranged thereon; and a driving circuit portion for driving the plurality of pixels of the pixel array portion, and a plurality of channel regions comprising a first channel region 101 and a second channel region 102, the thin film transistor in the pixel array portion further comprises a first source/drain region 103, a second source/drain region 105, and an offset

Art Unit: 2826

region 104, and the offset region directly contacts the first channel region and the second channel region.

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate an offset region directly contacting a first channel region and second channel region. The motivation would have been to yield a device with an increased on current as taught by Shibata (abstract and par. 159).

Regarding claim 12, Shibata discloses the offset region 104 being positioned directly between the first region and the second channel region.

6. Claim 1 and 2 are rejected under 35 U.S.C. 103(a) as being unpatentable over US PG-Pub 2003/0062499 ("Yamazaki '99") in view of Shibata.

Yamazaki '99 discloses in figs. 1-20 a flat panel display, comprising: a pixel array portion 801 having a plurality of pixels arranged thereon; and a driving circuit portion 802/803 for driving the plurality of pixels of the pixel array portion, wherein a thin film transistor in the pixel array portion comprising a plurality of channel regions 214 corresponding to multiple gates 128 and having a different resistance value than a thin film transistor in the driving circuit portion -- **note that the high resistance offset region 702/701 contributes to high resistance value in thin film transistors in the pixel array portion indicating different resistance values (par. 104)**, but does not specifically disclose an offset region directly contacting a first channel region and a second channel region.

Shibata discloses in figs. 1-7 a flat panel display, comprising: a pixel array portion having a plurality of pixels arranged thereon; and a driving circuit portion for driving the plurality of pixels of the pixel array portion, and a plurality of channel regions comprising a first channel

Art Unit: 2826

region 101 and a second channel region 102, the thin film transistor in the pixel array portion further comprises a first source/drain region 103, a second source/drain region 105, and an offset region 104, and the offset region directly contacts the first channel region and the second channel region.

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate an offset region directly contacting a first channel region and second channel region. The motivation would have been to yield a device with an increased on current as taught by Shibata (abstract and par. 159).

Regarding claim 2, Yamazaki discloses in figs. 1-4 and 8-13 the pixel array portion and the driving circuit portion each having a plurality of thin film transistors and where at least one thin film transistor of the plurality of thin film transistors in the pixel array portion has a resistance value higher than any of the plurality of thin film transistors in the driving circuit portion -- **note that the high resistance offset region 702/701 contributes to high resistance value in thin film transistors in the pixel array portion.**

7. Claims 3 and 4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamazaki '99 in view of Shibata.

Yamazaki '99 discloses in figs. 1-20 a flat panel display, comprising: a pixel array portion 801 having a plurality of pixels arranged thereon; and a driving circuit portion 802/803 (fig. 8) for driving the plurality pixels of the pixel array portion, wherein a thin film transistor in the pixel array portion comprising a plurality of channel regions 214 corresponding to multiple gates 128 and having a different resistance value in its gate region (channel/offset region 212/702 under the gate) than a thin film transistor in the driving circuit portion -- **note that the high**

Art Unit: 2826

resistance offset region 702/701 contributes to high resistance value in thin film transistors in the pixel array portion indicating different resistance values (par. 104), but does not specifically disclose an offset region directly contacting a first channel region and a second channel region.

Shibata discloses in figs. 1-7 a flat panel display, comprising: a pixel array portion having a plurality of pixels arranged thereon; and a driving circuit portion for driving the plurality of pixels of the pixel array portion, and a plurality of channel regions comprising a first channel region 101 and a second channel region 102, the thin film transistor in the pixel array portion further comprises a first source/drain region 103, a second source/drain region 105, and an offset region 104, and the offset region directly contacts the first channel region and the second channel region.

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate an offset region directly contacting a first channel region and second channel region. The motivation would have been to yield a device with an increased on current as taught by Shibata (abstract and par. 159).

Regarding claim 4, Shibata discloses figs. 1-7 the offset region 104 being positioned directly between the first region and the second channel region, the offset region having a higher resistance than the thin film transistor in the driving circuit portion.

8. Claims 3 and 4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamazaki '99 in view of Shibata.

Yamazaki discloses in figs. 1-20 a flat panel display, comprising: a pixel array portion 801 having a plurality of pixels arranged thereon; and a gate driving circuit portion 802 and a

Art Unit: 2826

data driving circuit portion 803 for driving the plurality of pixels of the pixel array portion, wherein at least one thin film transistor in the pixel array portion comprising a plurality of channel regions 214 corresponding to multiple gates 218 and having a different resistance value from at least one thin film transistor of plurality of thin film transistors in the gate driving circuit portion and data driving circuit portion -- **note that the high resistance offset region 702/701 contributes to high resistance value in thin film transistors in the pixel array portion indicating different in resistance values (par. 104)**, but does not specifically disclose an offset region directly contacting a first channel region and a second channel region.

Shibata discloses in figs. 1-7 a flat panel display, comprising: a pixel array portion having a plurality of pixels arranged thereon; and a driving circuit portion for driving the plurality of pixels of the pixel array portion, and a plurality of channel regions comprising a first channel region 101 and a second channel region 102, the thin film transistor in the pixel array portion further comprises a first source/drain region 103, a second source/drain region 105, and an offset region 104, and the offset region directly contacts the first channel region and the second channel region.

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate an offset region directly contacting a first channel region and second channel region. The motivation would have been to yield a device with an increased on current as taught by Shibata (abstract and par. 159).

Regarding claim 12, Shibata discloses the offset region 104 being positioned directly between the first region and the second channel region.

Art Unit: 2826

Any inquiry concerning this communication or earlier communications from the examiner should be directed to A. Sefer whose telephone number is (571) 272-1921.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sue Purvis can be reached on (571) 272-1236.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

ANS
May 13, 2007



A. Sefer
Patent Examiner
Art Unit 2826